Logic Analyser: Difference between revisions

From regional-training
No edit summary
 
(2 intermediate revisions by the same user not shown)
Line 6: Line 6:
* http://dangerousprototypes.com/blog/wp-content/media/2010/02/la_block_diagram_ver1.png
* http://dangerousprototypes.com/blog/wp-content/media/2010/02/la_block_diagram_ver1.png
** https://www.onsemi.com/products/timing-logic-memory/standard-logic/bus-transceivers/mc74lcx16245
** https://www.onsemi.com/products/timing-logic-memory/standard-logic/bus-transceivers/mc74lcx16245
=papillo fpga=
* https://store.gadgetfactory.net/papilio-fpga-logic-analyzer-bundle/
* https://store.gadgetfactory.net/papilio-pro-spartan-6-fpga-dev-board-with-sdram/
* http://www.papilio.cc/index.php?n=Papilio.PapilioPro


=beaglelogic=
=beaglelogic=

Latest revision as of 12:24, 19 May 2023